RENESAS

M66271FP

Operation Panel Controller

Description

The M66271FP is a graphic display-only controller for displaying a high duty dot matrix type LCD which is used widely for PPC, FAX and multi-function telephones.

It is capable of controlling a monochrome STN LCD system of up to 320×240 dots.

The IC has a built-in 9600-byte VRAM as a display data memory.

All of the VRAM addresses are externally opened. Address mapping in the MPU memory space allows direct addressing of all display data from the MPU, thus providing efficient display data processing such as drawing.

The built-in arbiter circuit (cycle steal system) which gives priority to display access allows timing-free access from MPU to VRAM, preventing display screen distortion.

The IC provides interface with a 8-bit/16-bit MPU with a READY ($\overline{\text{WAIT}}$) pin.

And this IC has a function for LCD module built-in system by lessening connect pins between MPU.

Features

- Displayable LCD
  - Monochrome STN dot matrix type LCD of up to 76800 dots (equivalent to 320×240 dots)
  - Maximum display duty: 1/240 (set to 240 line)
                          :   1/255 (Max)
- Display memory
  - Built-in 9600-byte (76800-bit) VRAM (equivalent to one screen of 320×240 dots LCD)
  - All addresses of built-in VRAM are externally opened.
- Interface with MPU
  - Capability of switching 8-bit type MPU/16-bit type MPU
  - With $\overline{\text{WAIT}}$ output pin (Accessing register from MPU without $\overline{\text{WAIT}}$ output. Accessing VRAM from MPU with $\overline{\text{WAIT}}$ output.)
  - Capability of controlling $\overline{\text{BHE}}$ or $\overline{\text{LWR}}/\overline{\text{HWR}}$ at the interface with a 16-bit MPU.
- Interface with LCD
  - LCD display data are 4-bit parallel output
  - 4 kinds of control signals: CP, LP, FLM and M
- Display functions
  - Graphic display only (characters drawn graphically)
  - Binary display only (without tone display function)
  - Vertical scrolling is allowed within memory range (small size LCD only)
- Additional function for LCD module built-in system
  - 15 kinds of interface with MPU: A <4:1>, D <7:0>, $\overline{\text{IOCS}}$, $\overline{\text{LWR}}$, $\overline{\text{RD}}$
  - Accessing VRAM from MPU through I/O register
  - Capability of interfacing with 8-bit type MPU only
- 5 V single power supply
- 80-pin QFP

Application

- PPC/FAX operation panel, display/operation panel of other OA equipment
- Multi-function/public telephones
- PDA/electronic notebook/information terminal
- Other applications using LCD of 76800 dots or less

RENESAS

Block Diagram 1

Block Diagram 2 (In case of LCD module built-In system)

RENESAS

Pin Arrangement

(Top view)

Outline: PRQP0080GB-A (80P6N-A)

Pin Description

Item	Pin Name	Input/ Output	Function		Number of Pins
MPU interface	D <15:0>	Input/ Output	MPU data bus Connect to MPU data bus. Selecting 8-bit MPU by MPUSEL input, D <15:8> connect to V_{DD} or V_{SS}		16
	A <13:0>	Input	MPU address bus Connect to MPU address bus. When selecting 8-bit MPU, use A <13:0>. And selecting16-bit MPU, use A <13:1> for the address bus with combining A <0> and $\overline{BHE}$ by the method of access to internal VRAM (Refer to figure 1). Use A <4:0> for selecting address of control register.		14
	$\overline{IOCS}$	Input	Chip select input of control register When this pin is "L", select the internal control register. Assign to I/O space of MPU.		1
	$\overline{MCS}$	Input	Chip select input of VRAM When this pin is "L", select the internal VRAM. Assign to memory space of MPU.		1
	$\overline{HWR}$	Input	High-write strobe input When this pin is "L", data write to the internal VRAM. $\overline{HWR}$ is valid only in using 16-bit MPU controlled byte access by $\overline{LWR}$ and $\overline{HWR}$. (Refer to figure 1)		1
	$\overline{LWR}$	Input	Low-write strobe input When this pin is "L", data write to the internal control register or VRAM. (Refer to figure 1)		1
	$\overline{RD}$	Input	Read strobe input When this pin is "L", data read from the internal control register or VRAM. (Refer to figure 1)		1
	MPUSEL	Input	8/16-bit MPU select input According to MPU, set "V_{SS}" for 8-bit MPU and set "V_{DD}" for 16-bit MPU		1
	$\overline{RESET}$	Input	Reset input Use reset signal of MPU. When this pin is "L", initialize all internal control register and counter.		1
	MPUCLK	Input	MPU clock Input of MPU clock.		1
	$\overline{BHE}$	Input	Bus-high-enable input This pin is valid when using 16-bit MPU controlled byte access by A <0> and $\overline{BHE}$ (Refer to figure 1). Connect to "V_{DD}" when using 8-bit MPU. Set to "L" when using the additional function for the LCD module built-in system.		1
	$\overline{WAIT}$	Output	WAIT output for MPU This signal makes WAIT for MPU. Change $\overline{WAIT}$ "L" at timing of falling edge of overlapping with $\overline{MCS}$ and ($\overline{RD}$ or $\overline{LWR}$ or $\overline{HWR}$). And return to "H" at synchronizing with the rising edge of MPUCLK after internal processing. (Output $\overline{WAIT}$ only when requested access from MPU to VRAM during cycle steal access.)		1
LCD interface	UD <3:0>	Output	Display data bus for LCD Transfer the LCD display data with 4-bit parallel signal. Mutually output upper/lower data every CP output.		4
	CP	Output	Display data transfer clock Shift clock for the transfer of display data to LCD. Take the display data of UD <3:0> to LCD at falling edge of CP.		1
	LP	Output	Display data latch pulse This clock use both as the latch pulse of display data for LCD and the transfer of scanning signal. LP output when finish the transfer of display data of a line. Latch of display data and the transfer of scanning signal at falling edge of LP.		1
	FLM	Output	First line marker signal Output the start pulse of scanning line. This signal is "H" active, the IC for driving scanning line catch FLM at falling edge of LP.		1
	M	Output	LCD alternating signal output Signal for driving LCD by alternating current.		1
	LCDENB	Output	LCD (ON/OFF) control signal output Output data which is set at bit "0" of mode register (R1) in control register. This signal can use for controlling the LCD power supply, because LCDENB set to "L" by RESET.		1
Oscillator	OSC1	Input	Input pin for oscillator	Generate an internal clock.	1
	OSC2	Output	Output pin for oscillator	For crystal oscillator or external clock signal.	1
Others	V_{DD}	—	Power supply (source + 5 V)		7
	V_{SS}	—	Ground		12
	N.C	—	No connection		10

RENESAS

Absolute Maximum Ratings

(Ta = 0 to +70°C unless otherwise noted)

Item	Symbol	Ratings	Unit
Supply voltage	V_{DD}	−0.3 to +6.5	V
Input voltage	V_I	−0.3 to V_{DD} + 0.3	V
Output voltage	V_O	−0.3 to V_{DD} + 0.3	V
Output current	I_O	10	mA
Power dissipation	Pd	600	mW
Storage temperature	Tstg	−55 to +150	°C

Recommended Operating Conditions

(Ta = 0 to +70°C unless otherwise noted)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{DD}	4.5	5.0	5.5	V
Supply voltage	V_{SS}	—	0	—	V
Input voltage	V_I	0	—	V_{DD}	V
Output voltage	V_O	0	—	V_{DD}	V
Operating temperature	Topr	0	+25	+70	°C

Electrical Characteristics

(V_{DD} = 5 V ± 10%, Ta = 0 to +70°C unless otherwise noted)

Item		Symbol	Min	Typ	Max	Unit	Test Conditions	
High-level input voltage	All inputs except for OSC1, $\overline{RESET}$ and MPUSEL	V_{IH}	2.2	—	—	V	V_{DD} = 5.5 V	
Low-level input voltage		V_{IL}	—	—	0.8	V	V_{DD} = 4.5 V	
High-level input voltage	OSC1	V_{IH}	3.5	—	—	V	V_{DD} = 5.5 V	
Low-level input voltage		V_{IL}	—	—	1.0	V	V_{DD} = 4.5 V	
Positive-going threshold voltage	MPUSEL, $\overline{RESET}$	$V_{T}+$	2.3	—	3.7	V	V_{DD} = 5.0 V	
Negative-going threshold voltage		$V_{T}-$	1.25	—	2.3	V	V_{DD} = 5.0 V	
High-level output voltage	All outputs except for OSC2 and outputs of D <15:0>	V_{OH}	4.1	—	—	V	V_{DD} = 4.5 V	I_{OH} = −4 mA
Low-level output voltage		V_{OL}	—	—	0.4	V		I_{OL} = 4 mA
High-level output voltage	OSC2	V_{OH}	4.1	—	—	V	V_{DD} = 4.5 V	I_{OH} = −50 μA
Low-level output voltage		V_{OL}	—	—	0.4	V		I_{OL} = 50 μA
High-level input current		I_{IH}	—	—	10	A	V_{DD} = 5.5 V, V_I = V_{DD}	
Low-level input current		I_{IL}	—	—	−10	A	V_{DD} = 5.5 V, V_I = V_{SS}	
Off-state high-level output current	D <15:0>	I_{OZH}	—	—	10	A	V_{DD} = 5.5 V, V_O = V_{DD}	
Off-state low-level output current		I_{OZL}	—	—	−10	A	V_{DD} = 5.5 V, V_O = V_{SS}	
Operating supply current (Average)		$I_{DD(A)}$	—	—	40	mA	V_{DD} = 5.5 V, V_I = V_{DD} or V_{SS} fosc = 10 MHz, Output = open	
Stand-by supply current		$I_{DD(S)}$	—	—	500	A	V_{DD} = 5.5 V, $\overline{IOCS}$, $\overline{MCS}$ = V_{DD} Other's V_I = V_{DD} or V_{SS} (valid)	

Switching Characteristics

$(V_{DD} = 5\ V \pm 10\%, Ta = 0\ to\ +70°C, C_L = 50\ pF)$

Item	Symbol	Min	Typ	Max	Unit
IOCS data access time	$t_{a\ (IOCS-D)}$	—	—	70	ns
MCS data access time	$t_{a\ (MCS-D)}$				
RD data access time	$t_{a\ (RD-D)}$				
Output disable time after IOCS	$t_{dis\ (IOCS-D)}$	—	—	20	ns
Output disable time after MCS	$t_{dis\ (MCS-D)}$				
Output disable time after RD	$t_{dis\ (RD-D)}$				
WAIT output propagation time after MCS	$t_{pHL\ (MCS-WAIT)}$	—	—	40	ns
WAIT output propagation time after WR	$t_{pHL\ (WR-WAIT)}$				
WAIT output propagation time after RD	$t_{pHL\ (RD-WAIT)}$				
WAIT output propagation time after MPUCLK	$t_{pLH\ (CLK-WAIT)}$	—	—	20	ns
CP output propagation time after OSC	$t_{pd\ (OSC-CP)}$	—	—	40	ns
LP output propagation time after OSC	$t_{pLH\ (OSC-LP)}$	—	—	40	ns
	$t_{pHL\ (OSC-LP)}$				
UD access time	$t_{a\ (UD)}$	—	—	40	ns
FLM output propagation time after OSC	$t_{pLH\ (OSC-FLM)}$	—	—	40	ns
	$t_{pHL\ (OSC-FLM)}$				
M output propagation time after OSC	$t_{pd\ (OSC-M)}$	—	—	40	ns
LCDENB output propagation time after OSC	$t_{pLH\ (OSC-LE)}$	—	—	40	ns
	$t_{pHL\ (OSC-LE)}$				
Data definite time before canceling WAIT	$t_{pd\ (D-WAIT)}$	0	—	—	ns

Timing Requirements

$(V_{DD} = 5\ V \pm 10\%, Ta = 0\ to\ +70°C)$

(1) Accessing to Control Register

Item	Symbol	Min	Typ	Max	Unit
IOCS pulse width	$t_{W\ (IOCS)}$	70	—	—	ns
LWR pulse width	$t_{W\ (LWR)}$				
Data set up time before falling edge of IOCS	$t_{su\ (D-IOCS)}$	0	—	—	ns
Data set up time before falling edge of LWR	$t_{su\ (D-LWR)}$				
Data hold time after rising edge of IOCS	$t_{h\ (IOCS-D)}$	15	—	—	ns
Date hold time after rising edge of LWR	$t_{h\ (LWR-D)}$				
Address set up time before falling edge of IOCS	$t_{su\ (A-IOCS)}$	15	—	—	ns
Address set up time before falling edge of LWR	$t_{su\ (A-LWR)}$				
Address set up time before falling edge of RD	$t_{su\ (A-RD)}$				
Address hold time after rising edge of IOCS	$t_{h\ (IOCS-A)}$	15	—	—	ns
Address hold time after rising edge of LWR	$t_{h\ (LWR-A)}$				
Address hold time after rising edge of RD	$t_{h\ (RD-A)}$				

(2) Accessing to VRAM

Item	Symbol	Min	Typ	Max	Unit
MCS pulse width	$t_{W (MCS)}$	70	—	—	ns
WR pulse width	$t_{W (WR)}$				
Data set up time before falling edge of MCS	$t_{su (D-MCS)}$	0	—	—	ns
Data set up time before falling edge of WR	$t_{su (D-WR)}$				
Data hold time after rising edge of MCS	$t_{h (MCS-D)}$	15	—	—	ns
Data hold time after rising edge of WR	$t_{h (WR-D)}$				
Address set up time before falling edge of MCS	$t_{su (A-MCS)}$	15	—	—	ns
Address set up time before falling edge of WR	$t_{su (A-WR)}$				
Address set up time before falling edge of RD	$t_{su (A-RD)}$				
Address hold time after rising edge of MCS	$t_{h (MCS-A)}$	15	—	—	ns
Address hold time after rising edge of WR	$t_{h (WR-A)}$				
Address hold time after rising edge of RD	$t_{h (RD-A)}$				

(3) Clock and Accessing to LCD Display

Item	Symbol	Min	Typ	Max	Unit
MPUCLK cycle time	$t_{C (CLK)}$	50	—	—	ns
MPUCLK "H" pulse width	$t_{WH (CLK)}$	—	$\dfrac{t_{C (CLK)}}{2}$	—	ns
MPUCLK "L" pulse width	$t_{WL (CLK)}$				
OSC cycle time	$t_{C (OSC)}$	50*	—	—	ns
OSC "H" pulse width	$t_{WH (OSC)}$	—	$\dfrac{t_{C (OSC)}}{2}$	—	ns
OSC "L" pulse width	$t_{WL (OSC)}$				
CP cycle time	$t_{C (CP)}$	—	$t_{C (OSC)} (1/n)$	—	ns
CP "H" pulse width	$t_{WH (CP)}$	—	$\dfrac{t_{C (OSC)}}{2 \bullet (1/n)}$	—	ns
CP "L" pulse width	$t_{WL (CP)}$				
FLM pulse width	$t_{W (FLM)}$	—	$\dfrac{2 \bullet t_{C (OSC)} \bullet LPW}{(1/n)}$	—	ns

Note: Clock frequency of OSC1 input is less than fmax = 20 MHz.

Limit of OSC clock for the internal operation is fmax = 10 MHz.

When OSC1 is more than 10 MHz from external input, set OSC clock up to 10 MHz by using division of OSCC register.

Division is set with rising edge of OSC1 input.

1/n = Division of OSC1

LPW = Setting value of LPW register

Test Circuit

Item	SW1	SW2
$t_{dis (LZ)}$	Closed	Open
$t_{dis (HZ)}$	Open	Closed
$t_{a (ZL)}$	Closed	Open
$t_{a (ZH)}$	Open	Closed

(1) Input pulse level: 0 to 3 V

Input pulse rise/fall time: tr, tf = 3 ns

Input decision voltage: 1.5 V

Output decision voltage: $V_{DD}/2$

(However, $t_{dis (LZ)}$ is 10% of output amplitude and $t_{dis (HZ)}$ is 90% of that for decision.)

(2) Load capacity C_L include float capacity of connection and input capacity of probe.

Outline

M66271FP is graphic display only controller for displaying a dot matrix type LCD. This IC has a built-in display data memory (VRAM) which is equivalent to 320×240 dots LCD.

- Control register

    When access the control register from MPU side, use $\overline{IOCS}$, $\overline{LWR}$, $\overline{RD}$, A <4:0> and D <7:0>. Refer to table 1, when set control type inputs.

    Control registers are R1 to R8 for the normal mode function and R9 to R11 for the exclusive register for the LCD module built-in system.

- VRAM

    When access VRAM from MPU side, use $\overline{MCS}$, $\overline{HWR}$, $\overline{LWR}$, $\overline{RD}$, $\overline{BHE}$, A <13:0> and D <15:0>. And enable to correspond to both 8-bit and 16-bit MPU by using MPUSEL input. Refer to figure 1 and table 2 to 6 for a form of VRAM and input setting for 8/16-bit MPU.

- Cycle steal system

    Cycle steal is interact method of transferring display data for LCD from VRAM and accessing VRAM from MPU on the basic cycle of OSC.

    Basic timing is two clocks of OSC, and assign first clock to the access from MPU to VRAM and second clock to the transfer of display data from VRAM to LCD.

    In accessing VRAM from MPU, output $\overline{WAIT}$. Change $\overline{WAIT}$ to "L" at the timing of the falling edge of overlapping with $\overline{MCS}$ and ($\overline{RD}$ or $\overline{LWR}/\overline{HWR}$). And return to "H" at synchronizing with rising edge of MPUCLK after internal processing.

    Cycle steal system can transfer data with more efficient. This function access with the cycle steal method as taking $\overline{WAIT}$ for MPU during the display term with necessity for the display data transfer from built-in VRAM to LCD. On other side, don't output $\overline{WAIT}$ for keeping throughput of MPU during horizontal synchronous term with no necessity for the display data transfer from VRAM to LCD side.

    Refer to the following description of cycle steal.

- Output to LCD side

    LCD display data UD <3:0> output synchronized with the rising edge of CP output per 4 bits.

    LP output synchronized with the falling edge of OSC when finish the transfer of display data for a line.

    Enable to adjust the fittest value of the frame frequency requested by the LCD PANEL side with adjusting pulse width by LPW register.

    FLM output, when finish the transfer of display data of 1st line.

    M output is the LCD alternating signal which is signal for driving LCD by alternating current.

    M-cycle enable to set variably by M-cycle variable register in line unit, and enable to utilize for preventing LCD from being inferior.

Difference in VRAM between 8-bit and 16-bit MPU

Figure 1   Difference in VRAM between 8-bit and 16-bit MPU

Combination of Control Input Pins for MPU Interface

Table 1 to 6 show conditions of input setting when access the control register and VRAM from MPU.

(1) Access control register (Use address = A <4:0>, Data = D <7:0>)

Table 1

$\overline{\text{IOCS}}$	$\overline{\text{LWR}}$	$\overline{\text{RD}}$	Operation
L	L	H	Write to control register
L	H	L	Read from control register
H	X	X	Invalid

(2) Writing to VRAM
    (2-1) When use 8-bit MPU (MPUSEL = "L", $\overline{\text{BHE}}$ = $\overline{\text{HWR}}$ = "H": set)

Table 2

MPU SEL	$\overline{\text{MCS}}$	$\overline{\text{BHE}}$	A <0>	$\overline{\text{HWR}}$	$\overline{\text{LWR}}$	Odd Address	Even Address	Valid Data Bus Width of MPU
L	L	H	L	H	L	Invalid	Write	8-bit
			H			Write	Invalid	
			X		H	Invalid	Invalid	
	H		X		X			

    (2-2) When use 16-bit MPU (In MPU controls byte access with A <0> and $\overline{\text{BHE}}$, MPUSEL = $\overline{\text{HWR}}$ = "H": set)

Table 3

MPU SEL	$\overline{\text{MCS}}$	$\overline{\text{BHE}}$	A <0>	$\overline{\text{HWR}}$	$\overline{\text{LWR}}$	Upper Byte	Lower Byte	Valid Data Bus Width of MPU	
H	L	L	L	H	L	Write	Write	16-bit	
					H	Invalid	Invalid		
			H		L	Write	Invalid	Upper 8-bit	
					H	Invalid	Invalid		
		H	L		L	Invalid	Write	Lower 8-bit	
					H	Invalid	Invalid		
			H		L	Invalid	Write	Lower 8-bit	← Even if
					H	Invalid	Invalid		A <0> = "H",
	H	X	X		X				enable to write

    (2-3) When use 16-bit MPU
        (In MPU controls byte access with $\overline{\text{LWR}}$ and $\overline{\text{HWR}}$, MPUSEL = $\overline{\text{BHE}}$ = A <0> = "H": set)

Table 4

MPU SEL	$\overline{\text{MCS}}$	$\overline{\text{BHE}}$	A <0>	$\overline{\text{HWR}}$	$\overline{\text{LWR}}$	Upper Byte	Lower Byte	Valid Data Bus Width of MPU
H	L	H	H	L	L	Write	Write	16-bit
					H	Write	Invalid	Upper 8-bit
				H	L	Invalid	Write	Lower 8-bit
					H	Invalid	Invalid	
	H			X	X			

(3) Reading from VRAM

(3-1) When use 8-bit MPU (MPUSEL = "L", $\overline{\text{BHE}}$ = "H": set)

Table 5

MPU SEL	$\overline{\text{MCS}}$	$\overline{\text{BHE}}$	A <0>	$\overline{\text{RD}}$	Odd Address	Even Address	Valid Data Bus Width of MPU
L	L	H	L	L	Invalid	Read	8-bit
			H		Read	Invalid	
			X	H	Invalid	Invalid	
	H			X			

(3-2) When use 16-bit MPU (MPUSEL = "H": set)

Table 6

MPU SEL	$\overline{\text{MCS}}$	$\overline{\text{BHE}}$	A <0>	$\overline{\text{RD}}$	Upper Byte	Lower Byte	Valid Data Bus Width of MPU
H	L	X	X	L	Read	Read	16-bit
				H	Invalid	Invalid	
	H			X			

Note: Avoid setting combination except above, as cause of error action.

X = "L" or "H"

Description of Cycle Steal

Basic Timing

Basic timing of M66271FP is two clocks of OSC (internal clock after dividing OSC1 input).

Assign first clock to accessing from MPU to VRAM and second clock to transferring of display data from VRAM to LCD.

Figure 2   Basic Timing

Operation Cycle of MPU Access (During $\overline{\text{WAIT}}$ Output)

Writing or reading operation for VRAM during cycle steal needs 1 cycle in best case or 3 cycles in worst case, according to the condition of the internal cycle steal at staring access requested from MPU.

Figure 3   Operation Cycle of MPU Access

Function of Cycle Steal Control

M66271FP has a function for processing data of a line with more efficient. This function access with the cycle steal method as taking $\overline{\text{WAIT}}$ for MPU during the display term with necessity for the display data transfer from built-in VRAM to LCD.

On other side, don't output $\overline{\text{WAIT}}$ for keeping throughput of MPU during the horizontal synchronous term with no necessity for the display data transfer from VRAM to LCD side.

But certainly set a term of accessing with the cycle steal method by CSW register, for controlling an error action near the end of horizontal synchronous term.

Figure 4   Function of Cycle Steal Control

Handling of Oscillator Pin

Figure 5   Oscillator Pin

Additional Function for LCD Module Built-in System

As all of the VRAM address in M66271FP are externally opened for addressing VRAM from MPU directly.

When consider the LCD module built-in system, connect pins are increased.

But M66271FP has an additional function for the LCD module built-in system by lessening connect pins.

Outline of the additional function for the LCD module built-in system.

- Interface pins with MPU
  15 kinds of interface with MPU: A <4:1>, D <7:0>, $\overline{IOCS}$, $\overline{LWR}$, $\overline{RD}$
- Method of accessing the internal VRAM
  Access the internal VRAM through the VRAM address index register (IDXL, IDXH) and the data port register (DP) which are used for I/O register.
  The following show the process of accessing VRAM.

Setting to MPUSEL, $\overline{BHE}$ = "L"	No use pins set the following. $\overline{HWR}$ = "H", $\overline{MCS}$ = "H", $\overline{WAIT}$ = open, MPUCLK = "L", MPUSEL = "L", $\overline{BHE}$ = "L", A <0> = "L", A <13:5> = "L", D <15:8> = "L", $\overline{RESET}$ = Power on reset or soft ware reset. (In case of soft ware reset $\overline{RESET}$ = "H": set)
Select VRAM address index register (IDXL, IDXH), and write access address (14-bit) as data.	Enable to change IDXL and IDXH, even if either.
	Access the DP after writing the mode register (DISP (R1 − D2)) = "0". Always enable to access (CSES register = "0"), because the display signal fix "H" or "L" in DISP = "0" and a term is no wait access. Access DP without WAIT function.
Select Data port register (DP). Reading/Writing data for appointed VRAM address.	VRAM address is automatically increased of +1, when finished access to DP. When access to continuous address, it doesn't need to set IDXL and IDXH.
VRAM address is increased of +1.	

Application

Note: LCD module of small size for only graphics

Control Register

M66271FP has 9 kinds of control register.

To set mode from MPU to control register, use $\overline{\text{IOCS}}$, $\overline{\text{LWR}}$, $\overline{\text{RD}}$, A <4:0> and D <7:0>.

(1) Kind of control register

Control Register Table

Kind of Register		Address					Data								Functions of Register	R/W
No.	Name	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0		
R1	Mode register	0	0	0	0	0	CSES	RESET	←—	OSCC	—→	DISP	REV	LCDE	D6 to D0 set the basic mode. D7 is the status register of cycle steal state.	R/W D7 = Only "R"
R2	Horizontal display character number register	0	0	0	1	0	/	/	←———————		CR			——————→	Set the number of horizontal display characters per line.	W
R3	Horizontal synchronous pulse width register	0	0	1	0	0	←———————			LPW			——————→		Set the pulse width of LP per line.	W
R4	Cycle steal enable width register	0	0	1	1	0	←———————			CSW			——————→		Set the term of cycle steal enable access during horizontal synchronous term.	W
R5	Vertical line number register	0	1	0	0	0	←———————			SLT			——————→		Set the number of display line of vertical direction.	W
R6	Display start address register	0	1	0	1	0	←———————			SAL			——————→		Set the display start address of VRAM. Set lower 8-bit to SAL and upper 6-bit to SAH. Max = $257F_H$	R/W
R7		0	1	1	0	0	/	/	←———————		SAH			——————→		
R8	M cycle variable register	0	1	1	1	0	←———————			MT			——————→		Set the cycle of LCD alternating signal from M.	W
R9	Data port register	1	0	0	0	0	←———————			DP			——————→		Data port register for accessing VRAM through the register.	R/W
R10	VRAM address index register	1	0	0	1	0	←———————			IDXL			——————→		Set the address for accessing VRAM. Set lower 8-bit to IDXL and upper 6-bit to IDXH. Max = $257F_H$ And automatically increase in continuous address.	R/W
R11		1	0	1	0	0	/	/	←———————		IDXH			——————→		

Note: Data port register (DP) and VRAM address index register (IDXL, IDXH) are exclusive register, when using this IC for the LCD module built-in system.

When RESET, each register is initialize the setting which is assumed LCD size of 320 × 240 dots.

Then, even if each register has not setting, output the signal to LCD side, it is possible to be alternation of LCD.

(2) Description of register

(2-1) Mode register [R1]

Address	R/W	Function		Reset
00000	R/W D7 = Only "R"	**D7 / CSES** | D7	CSES | | 0 | No wait access | | 1 | Cycle steal access |	• Status register for identifying active or inactive in cycle steal function. • Set "1" during active with cycle steal function. • CSES is for only reading, not for writing.	0
		D6 / RESET | D6 | RESET | | 0 | Reset OFF | | 1 | Reset ON |	• Software reset. • Surely return to reset off after reset on.	0
		OSCC | D5 | D4 | D3 | Division of OSC1 | | 0 | 0 | 0 | 1 | | 0 | 0 | 1 | 1/2 Division | | 0 | 1 | 0 | 1/4 Division | | 0 | 1 | 1 | 1/8 Division | | 1 | 0 | 0 | 1/16 Division |	• Set the division of OSC clock for internal operation from OSC1 input pin. • When reset, OSCC = 000, OSC1 clock doesn't divide. • Don't set except left table.	000
		D2 / DISP | D2 | DISP | | 0 | Display OFF | | 1 | Display ON |	• Control the displaying ON/OFF of LCD. • When reset, DISP = 0, set display OFF. • REV (D1) set "1", and when DISP = "0" display data UD <3:0> output "1" in reversal mode.	0
		D1 / REV | D1 | REV | | 0 | Normal display | | 1 | Reversal display |	• Control normal/reversal of LCD display. • When reset, REV = 0, set normal display. • In using LCD of permeation method, REV = "1" has effect.	0
		D0 / LCDE | D0 | LCDE | | 0 | LCDENB = "0" output | | 1 | LCDENB = "1" output |	• Set the output data from LCDENB output pin. • When reset, LCDE = 0, LCDENB output "0" (Vss potential). • This function is prepared for controlling the voltage of LCD. When the power supply is ON after finish each register setting, LCDE = "1", supply voltage of LCD. Conversely for setting power supply OFF, first LCDE = "0", the voltage of LCD is OFF. Therefore enable to prevent LCD from being unusual voltage as DC. This function use for satisfy the need of LCD.	0

RENESAS

(2-2) Horizontal display characters number register [R2]

Address	R/W	Function											Reset
00010	W				CR						Character Number	Display Dot Number	28ₕ

		D7	D6	D5	D4	D3	D2	D1	D0	Character Number	Display Dot Number
				0	0	0	0	0	0	—	—
				0	0	0	0	0	1	1	8
				0	0	0	0	1	0	2	16
						↓				↓	↓
				1	1	1	1	1	1	63	504

- The number of horizontal display characters per line can set to the extent of Max = 504 dots (= 63 characters)
- When reset, CR = "28ₕ" (= 40 characters = 320 dots)

Note: Definition of the number of display characters.

The number of display characters means data which is corresponding with 1 byte of VRAM.

In case of binary, 1 bit of VRAM corresponds to 1 dot of display, then 1 character means 8 dots of display.

(2-3) Horizontal synchronous pulse width register [R3]

Address	R/W	Function										Reset
00100	W				LPW						Character Number	01ₕ

		D7	D6	D5	D4	D3	D2	D1	D0	Character Number
		0	0	0	0	0	0	0	0	—
		0	0	0	0	0	0	0	1	1
		0	0	0	0	0	0	1	0	2
						↓				↓
		1	1	1	1	1	1	1	1	255

- Set the length of horizontal synchronous pulse width which appeared per line in character unit.

  Horizontal synchronous pulse output from LP output pin, and use for changing serial/parallel of displaying data.

  Adjusting this pulse width is possible to set frame frequency the fittest value.

  And the actual LP output pulse is (LPW setting value – 1CP) in consideration of timing with CP output.

- When reset, LPW = "01ₕ" (= 1 character)

(2-4) Cycle steal enable width register [R4]

Address	R/W	Function										Reset
00110	W											00_H

CSW								Character Number
D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	0	0	0	—
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	0	2
↓								↓
1	1	1	1	1	1	1	1	255

- During the horizontal synchronous term, set term of access by cycle steal method in character number unit.

  Setting value of CSW sets below LPW value.
- When reset, CSW = "00_H"

  Note: Be careful with first and second byte of display data UD <3:0> output indefinite data when setting value of CSW is still reset (00_H).

  Surely CSW set over 01_H.

  (When select 8-bit MPU, 1 byte is indefinite.

  When 16-bit and SAL: D <0> = 0, 2 byte are indefinite.

  When 16-bit and SAL: D <0> = 1, 1 byte is indefinite.)

(2-5) Vertical line number register [R5]

Address	R/W	Function										Reset
01000	W											$F0_H$

SLT								Vertical Line Number
D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	0	0	0	—
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	0	2
↓								↓
1	1	1	1	1	1	1	1	255

- SLT combine the setting of display driving duty of LCD.
- Setting of SLT is sure to adjust to the number of display line of LCD.
- When reset, SLT = "$F0_H$" (= 240 lines).

(2-6)   Display start address register [R6, R7]

Address	R/W	Function																	Reset
01010 SAL	R/W				SAH								SAL					Display Start Address	0000$_H$
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0		
				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000$_H$	
				0	0	0	0	0	0	0	0	0	0	0	0	0	1	0001$_H$	
				0	0	0	0	0	0	0	0	0	0	0	0	1	0	0002$_H$	
				↓						↓								↓	
01100 SAH				1	0	0	1	0	1	0	1	1	1	1	1	1	1	257F$_H$	

- D6 and D7 output "0" when read SAH.
- It is possible to set display start address to the extent of 257F$_H$ (= 9600 address).
- Don't set over 2580$_H$.
- When reset, SAL and SAH = "0000$_H$"
- Display start address is established by the writing data to SAH register. Even if only change SAL, surely set SAH after SAL.
- When select 8-bit MPU, start address set in SAL <D7 to D0> + SAH <D5 to D0>.
  When select 16-bit MPU, start address set in SAL <D7 to D1>+ SAH <D5 to D0>.
- Even it selecting 16-bit MPU, enable to set display start address in character unit.
  In case the display reading data from VRAM start at D <15:12>, set SAL <D0> = "0", and if start at D <7:4>, set SAL <D0> = "1". (Refer to figure 8)

(2-7) M cycle variable register [R8]

Address	R/W	Function									Reset
01110	W				MT						00$_H$
		D7	D6	D5	D4	D3	D2	D1	D0	Cycle of M	
		0	0	0	0	0	0	0	0	Toggle change at every 1 frame.	
		0	0	0	0	0	0	0	1	Toggle change at every 1 line (1LP).	
		0	0	0	0	0	0	1	0	Toggle change at every 2 lines.	
					↓					↓	
		1	1	1	1	1	1	1	1	Toggle change at every 255 lines.	

- Set the cycle of M. In case of MT = 01$_H$, M repeat reversal (toggle) at every 1 line (at every 1 count of LP).
- When reset, MT = "00$_H$", toggle M signal at every 1 frame.
- We recommend this register set suitable value for user's LCD.

(2-8) Data port register [R9]

Address	R/W	Function									Reset
10000	R/W				DP						XX$_H$ (indefinite)
		D7	D6	D5	D4	D3	D2	D1	D0	Data Port (8-bit)	

- Exclusive data port register for the LCD module built-in system.
  Reading or writing 8-bit data between MPU and VRAM through this register.
- VRAM address index register (IDXL, IDXH) is increased of +1, when finished access to DP.
- Output indefinite data when reset.

(2-9) VRAM address index register [R10, R11]

Address	R/W	Function																	Reset
10010 IDXL	R/W	IDXH								IDXL								Accessing VRAM Address	0000H
		D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0		
		/	/	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000$_H$	
		/	/	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0001$_H$	
		/	/	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0002$_H$	
10100 IDXH		/	/	↓						↓								↓	
		/	/	1	0	0	1	0	1	0	1	1	1	1	1	1	1	257F$_H$	

- Exclusive VRAM address index register for the LCD module built-in system.
- It is possible to change the register only one side, because IDXH and IDXL are independent each other.
- It is possible to set VRAM access address to the extent of 257F$_H$ (= 9600 address).
- Don't set address over 2580$_H$.
- D6 and D7 output "0" when read IDXH
- When reset, IDXL and IDXH = "0000$_H$".

Description of LCD Display

Relation between Setting of Control Register and LCD Displaying

1 horizontal line — CR — LPW — CSW

Expectant LCD PANEL — SLT

Condition of control register
$(CR \times 8) \times SLT \leq 76800$ dots

1 horizontal line
CR — Character number of horizontal display
LPW — Horizontal synchronous pulse width
$\times$ Vertical line number SLT

OSC — 1 2 3 ... n − 2 n − 1 n ... 1 2
CP
UD <3:0> — Data is indefinite
1 Character number = 8 dots display
LP

(1) Time for processing a horizontal line (TH)
$$TH = \frac{2}{fosc} \times (CR + LPW)$$

(2) Time for processing a frame (TFR)
$$TFR = TH \times SLT$$

CR, LPW, CSW: Unit of character number
SLT: Unit of line number
fosc: Internal OSC clock frequency after dividing OSC1 input

By adjusting LPW, it is possible to set a frame frequency which is requested from LCD PANEL the fittest value.

Figure 6   Relation between Setting of Control Register and LCD Displaying

Relation between Address of VRAM and LCD Display

ex. 1) When display start address = 0000H

| 0000H | 0001H | |

VRAM
9600-byte

| | 257EH | 257FH |

VRAM address mapping on the LCD PANEL

| 0000H | 0001H | |

LCD
PANEL

SLT line

| | 257EH | 257FH |

CR 8 dots

ex. 2) When display start address = 1000H

| 0000H | 0001H | |

VRAM
9600-byte

| 1000H | 1001H | |

| | 257EH | 257FH |

| 1000H | 1001H | |

LCD
PANEL

| 257EH | 257FH | 0000H | 0001H |

Remark) VRAM address counter return to "0000H",
after count up address to "257FH".

Figure 7   Relation between Address of VRAM and LCD Display

Relation between VRAM Data, LCD Display and Display Start Address Register

(1) When select 8-bit MPU

| UD3 | UD2 | UD1 | UD0 | UD3 | UD2 | UD1 | UD0 | ← LCD display data |

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | ← Data of one address for VRAM |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | |

LCD PANEL

(2) When select 16-bit MPU (SAL: D0 = "0")

| UD3 | UD2 | UD1 | UD0 | UD3 | UD2 | UD1 | UD0 | UD3 | UD2 | UD1 | UD0 | UD3 | UD2 | UD1 | UD0 | ← LCD display data |

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | ← Data of one address for VRAM |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | |

LCD PANEL

(3) When select 16-bit MPU (SAL: D0 = "1")

Invalid display data

| UD3 | UD2 | UD1 | UD0 | UD3 | UD2 | UD1 | UD0 | ← LCD display data |

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | ← Data of one address for VRAM |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | |

LCD PANEL

- Only upper byte data of the display start address is invalid data (cut off data).
- Output the display data normally from next address of the display start address.

Figure 8   Relation between VRAM Data, LCD Display and Display Start Address Register

Output Signal of LCD Side

Ex.) Assuming 320 × 240 dots LCD
(In setting of CR = 40 characters, LPW = 2 characters, SLT = 240 lines, OSCC = 1 division, MT = 1 toggle per line)

(1) Output signal per line

(2) Output signal per frame

(3) LCDENB output signal

(4) Reset-1st line of 1st frame

(5) 1st line-2nd line

(6) 240th line of 1st frame-1st line of 2nd frame

Timing Diagram

(1) Write to Control Register ($\overline{RD}$ = "H")

Without WAIT

$\overline{IOCS}$

tw (IOCS)

$\overline{LWR}$

tw (LWR)

$\overline{WAIT}$ "H"

tsu (D-IOCS)   th (IOCS-D)

tsu (D-LWR)   th (LWR-D)

D <7:0>   Data input is established

tsu (A-IOCS)   th (IOCS-A)

tsu (A-LWR)   th (LWR-A)

A <4:0>   Address is established

(2) Read from Control Register ($\overline{LWR}$ = "H")

Without WAIT

$\overline{IOCS}$

$\overline{RD}$

$\overline{WAIT}$ "H"

ta (IOCS-D)   tdis (IOCS-D)

ta (RD-D)   tdis (RD-D)

D <7:0>   Data output is established

tsu (A-IOCS)   th (IOCS-A)

tsu (A-RD)   th (RD-A)

A <4:0>   Address is established

Note: 1. Writing/Reading operation for the control register is performed during overlapping $\overline{IOCS}$ and ($\overline{LWR}$ or $\overline{RD}$). Limits of $\overline{IOCS}$, $\overline{LWR}$ and $\overline{RD}$ are prescribed by the input signal of last change to "L" in starting access, and by the input signal of first change to "H" in ending access.

(3) Write to VRAM ($\overline{RD}$ = "H")

Term of non cycle steal access

(4) Read from VRAM ($\overline{LWR}$, $\overline{HWR}$ = "H")

Term of non cycle steal access

Note: 2. Writing/Reading operation for VRAM during non cycle steal access is performed during overlapping $\overline{MCS}$ and [$\overline{LWR}$ (+$\overline{HWR}$) or $\overline{RD}$].

Limits of $\overline{MCS}$, $\overline{LWR}$ (+$\overline{HWR}$) and $\overline{RD}$ are prescribed by the input signal of last change to "L" in starting access, and by the input signal of first change to "H" in ending access.

(5) Write to VRAM ($\overline{RD}$ = "H")

Term of cycle steal access

(6) Read from VRAM ($\overline{LWR}$, $\overline{HWR}$ = "H")

Term of cycle steal access

Notes: 3. Reading/writing operation for VRAM during cycle steal needs 1 tc (Internal) in best case or 3 tc (Internal) in worst case, according to the condition of the internal cycle steal at starting access requested from MPU.

tc (Internal) = Clock cycle time after setting division of OSC1.

Data output D in reading is established before changing $\overline{WAIT}$ to "H".

4. Limits of $\overline{MCS}$, $\overline{LWR}$ (+$\overline{HWR}$) and $\overline{RD}$ are prescribed by the input signal of last change to "L" in starting access, and by the input signal of first change to "H" in ending access.

5. Always once return $\overline{MCS}$, $\overline{LWR}$ (+$\overline{HWR}$) or $\overline{RD}$ to "H" after canceling $\overline{WAIT}$ output.

In case of latching "L", as don't output next $\overline{WAIT}$, this is cause of error action.

(7) Interface Timing with LCD (OSCC = 1 division: set)

(When OSCC = 1 division, OSC clock for internal operation = OSC1 input.)

1. Transfer of LCD display data

2. LCD control signal

Note: 6. Output signal to LCD side is synchronized with OSC clock for internal operation.
When division is set to 1/2 to 1/16 by OSCC register, switching characteristics is defined by rising edge of OSC1.

Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-QFP80-14x20-0.80	PRQP0080GB-A	80P6N-A	1.6g

NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	19.8	20.0	20.2
E	13.8	14.0	14.2
A_2	—	2.8	—
H_D	22.5	22.8	23.1
H_E	16.5	16.8	17.1
A	—	—	3.05
A_1	0	0.1	0.2
b_P	0.3	0.35	0.45
c	0.13	0.15	0.2
θ	0°	—	10°
e	0.65	0.8	0.95
y	—	—	0.10
Z_D	—	0.8	—
Z_E	—	1.0	—
L	0.4	0.6	0.8

Detail F

Index mark

RENESAS

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

RENESAS

RENESAS SALES OFFICES

http://www.renesas.com